SIMNAD – SIMulator for NAnoDevices







Oct 31, 2006

The single-electron transistor



- ★ For SETs with extensions comparable to the electron wavelength this equivalent circuit treatment ceases to be applicable:
 - Quantum depletion modifies the capacitances.
 - Discrete energy levels influence the charging energy.
 - The shape of individual wave-functions modulates the tunnelling resistances.
- ⇒ None of the parameters of the equivalent circuit are known!

Physical model for nano-scale SETs

★ Goal: Compute the linear response conductance $G = \frac{dI}{dV_{drn}}$ of nano-SETs !

* Necessary ingredients:

- a) Self–consistent QM charge density and potential,
- b) tunnelling rates between the quantum dot and the channels,
- c) occupation probabilities of the individual energy levels of the quantum dot.



Computation of the conductance



GaAs/AIGaAs QPC and SET



University Würzburg (2002)

• vertical direction: 10 nm GaAs cap layer, 50 nm $Al_{0.2}Ga_{0.8}As$ layer doped with Si, 20 nm AlGaAs spacer (undoped), and GaAs (undoped) below

- 3 QPCs formed by biased pairs of opposite electrodes
- SET operation when using outer pairs to form tunnel barriers and inner pair as "gate"

Conductance characteristics of QPCs



- comparison between simulation at 1 K and measured (nominally equal) outer gate pairs
- 1 K was found to be the sample temperature from simulated broadening of the conductance oscillation peaks

measured QPC conductance of the 3 independent gate pairs at 0.3 K
G₀ = 2 times quantum conductance e²/ħ (incl. spin degeneracy)



Charge density



 electron density in an outer QPC at a depth of 90 nm and a bias of -1 V (all other gates floating) • electron density for SET operation at a depth of 90 nm with -1 V at outer gates and -0.5 V at inner gate

GaAs/AlGaAs split-gate SETs (general)

<u>GaAs/Al_xGa_{1-x}As heterostructures</u>

- $Al_x \overline{Ga}_{1-x} \overline{As}$: barrier material
- thin epitaxial layers (defect-free interfaces)
- formation of a 2DEG at interface

Split-gate technique

- 2DEG can be depleted electrostatically
- small channels or dots with variable size
- quantum dot diameter ~ 100 nm





S. R. Patel et al., PRL 80, 4522 (1998)

GaAs/AlGaAs split-gate SET



- Fermi-level pinning: 600 meV below the conduction band
- gate: Ti(Au)/GaAs Schottky contact, barrier height 800 meV

deplete 2DEG below -200...-300 meV

0.8

Conduction band E_c (eV)

0.4

0.0

0

20

40

60

z (nm)

Х

Ζ



GaAs substrate

Device modeling



Scheme of the narrow split-gate

- black: Schottky gates
 F: finger gate
 Q1: QPC 1
 Q2: QPC 2
 C: control gate
- grey: exposed surface

<u>3D non-uniform tensor-product grid</u> (cut in *xy*-plane at top gate layer)

- total area: 1000 nm x 600 nm x 290 nm
- 69 x 36 x 70 grid points, 173 880 nodes
- dots: Dirichlet bc at Schottky gates

Domain decomposition

- quantum dot: 0DEG 585 nm x 450 nm x 39 nm, 42 336 nodes
- tunneling barriers (lead channels): 1DEGs
- lead regions (source, drain): 2DEGs

Self-consistent potential and charge density



Conduction-band edge and electron densities

(cut along the z-axis at the centre of the xy-plane)

- GaAs/AlGaAs conduction-band offset: 360 meV
- Inset: 1D-subband energies (2DEG)



Split-gate structure (top), electron density (middle) and conduction-band edge (bottom)

(cut taken 8 nm below the interface in the xy-plane)

Single-particle wave functions



Single-particle level spectrum in the *x*-direction along the QPCs (left) and the squares of the lowest wave functions in the *xy*-pane (right) (*cut in the xy-plane*)



Conductance oscillations



SOI Single-electron transistor (SET)

"prismatic" geometry

Template device:



Augke et al. APL 76, 2065 (2000)



Simulation details



- Coupled Poisson/Kohn-Sham based on EMA and DFT (LDA for XC)
- 3D confinement in the dot, 2D in the narrow leads, 1D in the wide leads
- Adiabatic decoupling for computation of constriction conductance (Beenakker formula + Bardeen approach)
- Full phase-space sampling (MC) for dot occupation possible
- Complete ionization of donors (Mott)

Conductance oscillations



C_g = 1.8 aF ('rounded'), C_g = 2.7 aF ('prismatic')

Rounded geometry provides better electron confinement

Conductance peaks several orders of magnitude off with respect to exp.

Simulation of memory devices

Device and interface definition





SOI MOSFET with 7x7x2 nm³ poly-Si floating gate (QD FLASH)

channel doping = free parameter

■ from Guo et al., Science 275, 649 (1997)

spatial interface: QM domain with QD, gate oxide, (optional: part of channel)

Dirichlet boundary conditions for Kohn-Sham equation

Simulation of memory devices





equal SEM geometry for SIMNAD and DESSIS

channel length = 200 nm, channel cross section = 10x26 nm²

ohmic source/drain contacts

tensor-product grid in QM simulation domain required

refinement variation over 4 decades -> extreme challenge

extremely inhomogeneous grids possible, but degradation of convergence

Coupling methodology SIMNAD – DESSIS

Non-self-consistent coupling:



Self-consistent coupling:



Simulator coupling: SIMNAD charge density on DESSIS mesh:



QM charge density in the dot from SIMNAD embedded in the DESSIS_{-ISE} mesh



Threshold voltage shifts



■ I_D-V_G for frozen-in QM charge in QD

main problem: mesh-refinement effects should not obscure singleelectron effects => hugh meshes

■ 53'917 vertices, 3.5 Gbyte memory, 100 min per bias point on DEC Alpha 4x1.25GHz ■ increase of V_T per electron on QD between 35 – 55 mV

monotonous increase (mesh?)

good agreement with exp. (Guo)

tiny difference to case of constant charge on floating gate!

Self-consistent coupling



results for self-consistent coupling SIMNAD - DESSIS_ISE

- almost no CPU time overhead
- very small self-consistency effect

Quantum-ballistic simulations of MOSFETs



Current density of a quantum system

★ $\mathbf{j} = \frac{\hbar}{m} |\mathbf{x}\rangle \langle \mathbf{x} | \Im \nabla$: (single-particle) current density operator

★ P: statistical operator

 \star expectation value of j in state P:

$$\langle \mathbf{j} \rangle = \operatorname{tr} \left(\sum_{ij} c_i^+ c_j \langle i | \mathbf{j} | j \rangle \mathbf{P} \right)$$

★ in terms of the density matrix $M_{ii} = \text{tr}(c_i^+ c_j \mathbf{P})$

$$\langle \mathbf{j} \rangle = \sum_{ij} \langle i | \mathbf{j} \rangle M_{ij} = \text{tr}(\mathbf{j})$$

needs to be computed!

Computation of the scattering matrix



★ No phonon scattering inside the device



Application to two-terminal devices

★ Coherent transport

- *inelastic scattering.*
- An e^- remains in a fixed Ψ (solution of Schrödinger eqⁿ).
- When occupied, Ψ carries a current $I(\Psi) \propto \text{transmission probability } T(\epsilon)$.
- * Thermal carrier injection at the contacts.
- ⇒ Landauer–Büttiker formula:

$$\begin{split} I &= -\frac{2e}{h} \sum_{v,i} \int_{\epsilon_{v,i}^{0}}^{\infty} \mathrm{d}\epsilon \ T_{v,i}(\epsilon) \Big(f \big(\beta(\epsilon - \epsilon_{\mathsf{Fermi}}^{\mathsf{src}}) \big) - f \big(\beta(\epsilon - \epsilon_{\mathsf{Fermi}}^{\mathsf{drn}}) \big) \Big) \qquad \underline{1D} \\ I &= -\frac{2e}{h} \sqrt{\pi} \frac{W}{\lambda_{\mathsf{th}}} \sum_{v,i} \int_{\epsilon_{v,i}^{0}}^{\infty} \mathrm{d}\epsilon \ T_{v,i}(\epsilon) \Big(\mathfrak{F}_{-\frac{1}{2}} \big(\beta(\epsilon_{\mathsf{Fermi}}^{\mathsf{src}} - \epsilon) \big) - \mathfrak{F}_{-\frac{1}{2}} \big(\beta(\epsilon_{\mathsf{Fermi}}^{\mathsf{drn}} - \epsilon) \big) \Big) \ \underline{2D} \end{split}$$

W: width of the device $\lambda_{\rm th}$: electron thermal wave–length $h/\sqrt{2m^*k_{\rm B}T}$

The effect of source-to-drain tunneling



The effect of source-to-drain tunneling (2)



test device:



J. Wang and M. Lundstrom, Proc. IEDM 2003





in simulation:

longer S/D, full oxide coverage



The effect of source-to-drain tunneling (3)

DGSOI with *t*_{Si}=1nm, transport in <100>



Crystal orientation and gate configuration



<110>

4 in-plane valleys with $2m_1m_t/(m_1+m_t) =$ $0.31m_0$, but 2 valleys with $m_t = 0.19m_0$ \rightarrow no advantage

<111>

all six valleys with $3m_1m_1/(2m_1+m_1) =$ $0.26m_0 \rightarrow strong suppression of S2D$ tunneling



Quantum-ballistic MOSFET: bulk vs DGSOI



Quantum-ballistic MOSFET: bulk vs DGSOI (2)

