

InAs-GaSb/Si Heterojunction Tunnel MOSFETs: An Alternative to TFETs as Energy-Efficient Switches?

Hamilton Carrillo-Nuñez, Mathieu Luisier, and Andreas Schenk
Integrated Systems Laboratory ETH Zürich, Gloriastrasse 35, 8092 Zürich, Switzerland
e-mail: carrillh@iis.ee.ethz.ch

ABSTRACT

Double-gate ultra-thin-body (DGUTB) InAs-GaSb and InAs-Si gate-all-around nanowire (GAANW) tunnel MOSFETs (TMOSFETs) with realistic dimensions are investigated in this paper. The former with an atomistic and full-band quantum transport solver based on the sp^3s^* tight-binding model, the latter with an effective mass approximation mode-space non-equilibrium Green's function tool. In the InAs-Si GAANW TMOSFETs, band-to-band tunneling is computed in a post-processing step using a rigorous analytical model that accounts for quantization effects. It is found that thicker devices are more promising regarding the ON-state current and low sub-threshold swing, e.g. $I_{ON} = 520\mu A/\mu m$ and $SS_{av} = 37.5$ mV/dec for a InAs-GaSb DGUTB TMOSFET with thickness of 4 nm.

INTRODUCTION

Band-to-band tunneling (BTBT) field-effect transistors (TFETs) have received a wide attention from the device community due to their potentially very steep sub-threshold slopes. This feature makes them promising candidates as next generation low-power transistors [1]. To obtain ON-currents high enough to challenge conventional Si MOSFETs, the usage of broken or staggered gap heterojunctions such as InAs-GaSb [2] or InAs-Si [3] is necessary.

However, so far, there has been no experimental demonstration of TFETs that simultaneously exhibit a steep slope (<60 mV/dec) and high ON-current at room temperature. Despite their favorable band alignments, the InAs-GaSb and InAs-Si systems do not provide the desired characteristics because of their poor sub-threshold performance. They are both penalized by the OFF-state leakage currents induced by the material interface quality or the presence of trap-assisted tunneling (TAT), which together increase the sub-threshold swing (SS) above 100 mV/dec.

The negative influence of TAT on hetero-TFETs can be mitigated by slightly modifying their structure and by creating so-called tunnel MOSFETs (TMOSFETs), as illustrated in Fig. 1. The concept of TMOSFETs has been proposed in Ref. [4]. These devices have one more doped region than TFETs, i.e. $p-n-i-n$ or $p-i-p-n$ instead of $p-i-n$. They are, therefore, composed of an Esaki $p-n$ diode in series with a conventional MOSFET ($n-i-n$ or $p-i-p$). This architecture preserves the advantages of hetero-TFETs in the ON-state, whereas it is more robust to non-idealities in its OFF-state. In a $p-n-i-n$ configuration the electrons injected from the valence band of the p -type source can always enter the conduction band of




Fig. 1. Schematic view of the cross section of the InAs-GaSb/Si DGUTB/GAANW TMOSFETs considered here. The doping concentrations in the n^+ -source (InAs) and p^+ -drain (GaSb/Si) regions are $N_D = 10^{19} \text{ cm}^{-3}$ and $N_A = 2 \times 10^{19} \text{ cm}^{-3}$, respectively. The supply voltage is set to $V_{DD} = 0.4$ V. The oxide thickness is 2 nm with a permittivity $\epsilon_{high-k} = 20$. The n^+ pocket region of length $L_{pocket} = 20$ nm is needed to enable band-to-band tunneling and MOSFET operations at the same time. The gate length varies from 40 nm to 80 nm. The temperature of devices is assumed to be 300 K.

the first n -type region, but they are then blocked by the $n-i-n$ MOSFET barrier. Hence, TAT or leaking electrons cannot reach the drain as long as the gate-modulated barrier has not been pushed below a certain level. As a consequence, the TMOSFET is expected to deliver both lower SS and higher ON-current than conventional TFETs.

To date, solely planar bulk-like and size-limited double-gate ultra-thin-body (DGUTB) InAs-GaSb TMOSFETs have been analytically investigated [4], [5]. In this work, we present for the first time quantum transport simulations of both DGUTB InAs-GaSb and InAs-Si gate-all-around nanowire (GAANW) TMOSFETs with realistic dimensions. We compare different gate lengths, body thicknesses and diameters for the DGUTB and GAANW TMOSFETs, respectively, and demonstrate that thicker devices offer a favorable playground for high ON-currents and low SS.

SIMULATION APPROACH

The InAs-GaSb DGUTB TMOSFETs are simulated with a two-dimensional (2D) atomistic and full-band quantum transport solver based on the sp^3s^* tight-binding (TB) model [6]. For the InAs-Si GAANW TMOSFETs, a three-dimensional (3D) effective mass approximation (EMA) mode-space non-equilibrium Green's function (NEGF) tool [7] is employed. It self-consistently solves the Schrödinger and Poisson equations. The BTBT currents are computed in a post-processing step using the analytical model of Ref. [8] that accounts for quantization effects. The accuracy of such an approach has been verified with full-band and atomistic calculations for small simulation domains. This allows one to investigate large device structures at low computational costs. The main expressions used to compute the BTBT current are summarized in the following.

In low-dimensional devices, such as nanowire TFETs, the BTBT transmission probability can be calculated straightforwardly from [8]

$$T(E) = \sum_{\nu\nu'} \left| \int dx \tilde{M}_{\nu\nu'}(x) \mathcal{S}_{\nu\nu'}(x, E) \right|^2, \quad (1)$$

where the function $\mathcal{S}_{\nu\nu'}(x, E)$,

$$\mathcal{S}_{\nu\nu'}(x, E) = \sqrt{A_{c\nu}(x, x; E) A_{v\nu'}(x, x; E)}, \quad (2)$$

contains the overlap of the electron $A_{c\nu}$ and hole $A_{v\nu'}$ spectral functions. The conduction-valence bands (CVBs) coupling strength is re-defined as

$$\tilde{M}_{\nu\nu'}(x) = \int d^2\mathbf{r}_\perp M_{cv}(x, \mathbf{r}_\perp) F_{c\nu}^*(\mathbf{r}_\perp; x) F_{v\nu'}(\mathbf{r}_\perp; x), \quad (3)$$

where $\mathbf{r}_\perp = (y, z)$. $F_{c(v)\nu}$ is the electron (hole) wave function in the direction of confinement for the state ν . Special attention has to be payed to the CVBs coupling strength in low-dimensional structures since the electric field polarizes the momentum matrix elements [9]. Hence, the latter depend on the directionality of the total electron wave vector, and the coupling strength M_{cv} is generally expressed as [8]

$$M_{cv} = \frac{\hbar p_{cv}}{\sqrt{3m_0 E_g}} \sqrt{\sum_{j=1}^n C_j(\theta) \mathcal{E}_j^2}. \quad (4)$$

Here, j denotes the x, y ($n = 1, 2$) and z ($n = 3$) directions, and \mathcal{E}_j is the j -component of the electric field. In case of the conduction and light hole band coupling, the functions $C_j(\theta)$ are [8], [9]:

$$C_x(\theta) = \frac{1}{2} + \frac{3}{2} \cos^2 \theta \quad (5)$$

$$C_y(\theta) = C_z(\theta) = \frac{5}{4} - \frac{3}{4} \cos^2 \theta \quad (6)$$

with

$$\cos^2 \theta = \begin{cases} 1 - \frac{W_\nu}{E} & \text{if } |E| \geq |W_\nu| \\ 0 & \text{otherwise} \end{cases}. \quad (7)$$

Note that in low-dimensional semiconductor devices the sub-band energies W_ν may be position-dependent. The current can be computed by the Landauer formula once the transmission probability is known.

Quantum generation rate

Based on the semi-classical expression of the BTBT current, $I_{s-c} = q \int G(\mathbf{r}) d^3\mathbf{r}$, and by using Eqs. (1) to (3) together with the Landauer formula, an expression for the BTBT generation rate G can be established:

$$G(\mathbf{r}) = \frac{2}{\hbar} \int \frac{dE}{2\pi} \mathcal{T}(\mathbf{r}, E) (f_v(E) - f_c(E)). \quad (8)$$

The function $\mathcal{T}(\mathbf{r}, E)$ is related to the BTBT probability as,

$$\mathcal{T}(\mathbf{r}, E) = \sum_{\nu\nu'} \tilde{M}_{\nu\nu'}(\mathbf{r}) \mathcal{S}_{\nu\nu'}(x, E) \int dx' \tilde{M}_{\nu\nu'}(x') \mathcal{S}_{\nu\nu'}(x', E), \quad (9)$$




Fig. 2. Full-band, and atomistic simulation of an InAs-GaSb DGUTB TMOSFET with $T_{body} = 2$ nm. (a) OFF-state band diagram: the electrons tunneling through the InAs-GaSb junction are blocked by the barrier that forms inside the intrinsic region and that is controlled by the gate contacts. (b) ON-state band diagram: the potential barrier in the intrinsic region is lowered below the valence band edge of the source, allowing the BTBT-electrons to flow to the drain side and contribute to the current. In both sub-plots (a) and (b), $V_{DS} = 0.4$ V. The BTBT transmission probability (red lines) and contour of the relevant local density-of-states (LDOS) are superimposed to the band diagrams (dashed curves).

with the CVBs coupling $\tilde{M}_{\nu\nu'}(\mathbf{r})$ defined such that $\tilde{M}_{\nu\nu'}(x) = \int d^2\mathbf{r}_\perp \tilde{M}_{\nu\nu'}(\mathbf{r})$.

RESULTS

The InAs-GaSb DGUTB and InAs-Si GAANW TMOSFETs of Fig. 1 are considered in this work. The ON-and OFF-state band edge diagrams of the InAs-GaSb device with a body thickness $T_{body} = 2$ nm and $L_{gate} = 40$ nm are plotted in Fig. 2 to shed light on the functionality of TMOSFETs. The BTBT transmission probability and the local density-of-states (LDOS) are also shown. The resonance levels situated at the $p-n$ heterojunction induce the observed peaks in the BTBT transmission. Electrons that tunnel through the $p-n$ InAs-GaSb interface are stopped by the potential barrier arising in the intrinsic region and controlled by the gate contact (Fig. 2(a)). The leakage current is thus reduced to approximately $I_D \approx 10^{-5} \mu\text{A}/\mu\text{m}$.

Increasing the gate-to-source voltage V_{GS} pushes down the MOSFET barrier so that the injected electrons can flow to the drain side. This occurs when the maximum of the conduction band edge in the intrinsic region becomes lower than the valence band edge of the source. The ON-state band diagram is reported in Fig. 2(b), the corresponding transfer characteristics in Fig. 3(a-c) for $T_{body} = 2$ nm, and 4 nm with $L_{gate} = 40$,




Fig. 3. Room temperature I_D - V_{GS} transfer characteristics at $V_{DS} = 0.4$ V of the InAs-GaSb DGUTB TMOSFET with (a) body thicknesses: $T_{body} = 2$ nm (blue line) and $T_{body} = 4$ nm (red line) with $L_{gate} = 40$ nm. Note that the average sub-threshold swing SS_{av} depends on the body thickness whereas the $I_{ON} = I_D(V_{GS} = V_{OFF} + V_{DD})$ increases by 2 orders of magnitude in the thicker device (520 vs. $6 \mu\text{A}/\mu\text{m}$). V_{DD} is set to 0.4 V. SS_{av} is calculated over six orders of magnitude starting from the OFF-state current, i.e. $I_{OFF} = I_D(V_{GS} = 0 \text{ V})$ and $I_{OFF} = I_D(V_{GS} = 0.12 \text{ V})$ for the devices with $T_{body} = 4$ and 2 nm, respectively. (b) Comparison of the I_D - V_{GS} characteristics for $T_{body} = 4$ nm with different $L_{gate} = 40$, 60, and 80 nm. The inset (c) shows I_{ON} and I_{OFF} as a function of L_{gate} . While I_{ON} remains almost constant, I_{OFF} exponentially decreases. (d) SS_{av} vs. $V_{GS} - V_{OFF}$: SS_{av} increases as the difference $V_{GS} - V_{OFF}$ increases. SS_{av} vs. L_{gate} is plotted in the inset (e): SS_{av} slightly improves as L_{gate} increases. The simulations were performed with an atomistic quantum transport solver relying on the TB model.

60, and 80 nm. At $L_{gate} = 40$ nm, a I_{ON}/I_{OFF} ratio of 10^6 with $I_{ON} = 6 \mu\text{A}/\mu\text{m}$ and $SS_{av} = 18.7 \text{ mV/dec}$ is observed for the thinner TMOSFET, 10^8 with $I_{ON} = 520 \mu\text{A}/\mu\text{m}$ and $SS_{av} = 37.5 \text{ mV/dec}$ for the larger one (Fig. 3(d-e)).

Figure 4 shows the ON- and OFF-state band diagram of the InAs-Si GAANW TMOSFET with $d_W = 8$ nm and $L_{gate} = 40$ nm as well as the BTBT transmission probability and LDOS. As compared to the InAs-GaSb case, there is a second BTBT component active in the OFF-state while




Fig. 4. Band diagram of the InAs-Si GAANW TMOSFET at $V_{DS} = 0.4$ V with $d_W = 8$ nm as simulated with an EMA-based mode-space NEGF quantum transport solver. BTBT is added in a post-processing step with the analytical model of Ref. [8]. The same plotting conventions as in Fig. 2 are used. (a) OFF-state band diagram: A second, intra-InAs BTBT component appears because of the hole states localized in the channel. (b) ON-state band diagram: BTBT only occurs through the *n*-InAs and *p*-Si heterojunction.

is situated in the InAs region. The I_D - V_{GS} curves of the GAANW TMOSFETs with $d_W = 10$ nm, and 8 nm with $L_{gate} = 40$, 60, and 80 nm are given in Fig. 5(a-c). Higher currents are obtained for the thicker nanowire, $I_{ON} \approx 1.1 \mu\text{A}$ or $110 \mu\text{A}/\mu\text{m}$ (diameter normalization), while the thinner one with $I_{ON} \approx 0.15 \mu\text{A}$ or $19 \mu\text{A}/\mu\text{m}$ has the lowest SS_{av} , e.g. 28 instead of 37.5 mV/dec. SS_{av} vs. $V_{GS} - V_{OFF}$ is reported in Figs. 3 and 5(d-e). In both cases, SS_{av} increases as the difference $V_{GS} - V_{OFF}$ increases. SS_{av} vs. L_{gate} is plotted in the inset of Fig. 5(e): SS_{av} slightly improves as L_{gate} increases.

Finally, the quantum generation rate (QGR) of the InAs-Si GAANW TMOSFET with $d_W = 8$ nm and $L_{gate} = 40$ nm is depicted in Fig. 6. It clearly appears that due to confinement the QGR is mainly located at the center of the nanowire and happens at the InAs-Si heterojunction. It is worthwhile noting that carriers start to be generated close to the channel-oxide interface when a large gate voltage is applied.

TABLE I.
MATERIAL PARAMETERS USED IN THE EMA-BASE MODE-SPACE NEGF QUANTUM TRANSPORT SIMULATIONS OF INAS-SI GAANW TMOSFETS.

Material	$m_c(m_0)$	$m_v(m_0)$	$E_g(\text{eV})$	$\chi_{EA}(\text{eV})$
InAs	0.023	0.026	0.354	4.9
Si	0.258	0.144	1.12	4.05




Fig. 5. Room temperature I_D - V_{GS} transfer characteristics at $V_{DS} = 0.4$ V of the InAs-Si GAANW TMOFETs with (a) different diameters: $d_w = 8$ nm (blue line) and $d_w = 10$ nm (red line) with $L_{gate} = 40$ nm. Increasing the nanowire diameter reduces its band gap, which amplifies the leakage current caused by intra-InAs BTBT. In spite of that, the average sub-threshold swing SS_{av} remains very small and comparable to the one obtained with the thinner structure, while the ON-current, as defined in Fig. 3, is boosted. SS_{av} is averaged over eight orders of magnitude from the OFF-state current, i.e. $I_{OFF} = I_D(V_{GS} = -0.25$ V) and $I_{OFF} = I_D(V_{GS} = -0.35$ V) for the devices with $d_w = 8$ nm and $d_w = 10$ nm, respectively. (b) Comparison of the I_D - V_{GS} characteristics for $d_w = 8$ nm with different $L_{gate} = 40$, 60, and 80 nm. The inset (c) shows I_{ON} and I_{OFF} as a function of L_{gate} . Similar to Fig. 3, I_{ON} remains almost constant, whereas I_{OFF} exponentially decreases. (d) SS_{av} vs. V_{GS} - V_{OFF} : SS_{av} increases as the difference V_{GS} - V_{OFF} increases. SS_{av} vs. L_{gate} is plotted in the inset (e): SS_{av} improves as L_{gate} increases. The simulations were performed with the same EMA tool as in Fig. 4.

CONCLUSIONS

InAs-GaSb DGUTB and InAs-Si GAANW tunneling MOSFETs with realistic dimensions have been simulated via an atomistic TB model and a well-calibrated EMA-based mode-space NEGF tool, respectively. It has been shown that such devices can provide a high ON-current with a low SS and that thicker devices are more promising regarding the ON-current.




Fig. 6. Room temperature quantum generation rate (QGR) of the InAs-Si GAANW TMOFET with a diameter $d_w = 8$ nm at (a) $V_{GS} = -0.3$ V (OFF-state) and (b) $V_{GS} = 0.4$ V (ON-state). Due to confinement the QGR is located at the center of the nanowire and occurs at the InAs-Si heterojunction. At high gate voltage, an electron channel forms in the MOSFET part of the device. Carriers start to tunnel and be generated close to the semiconductor/oxide interface. QGR is computed by means of Eqs. (8) and (9).

ACKNOWLEDGMENTS

Funding from the European Community's Seventh Framework Programme under grant agreement No. 619509 (Project E²SWITCH) is acknowledged.

REFERENCES

- [1] A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as energy-efficient electronic switches," *Nature*, vol. 479, pp. 329–337, 2011.
- [2] A. W. Dey, B. M. Borg, B. Ganjipour, M. Ek, K. A. Dick, E. Lind, C. Thelander, and L.-E. Wernersson, "High-current GaSb/InAs (Sb) nanowire tunnel field-effect transistors," *IEEE Electron Dev. Lett.*, vol. 34, pp. 211–213, 2013.
- [3] K. E. Moselund, H. Schmid, C. Bessire, M. T. Björk, H. Ghoneim, and H. Riel, "InAs-Si nanowire heterojunction tunnel FETs," *J. Appl. Phys.*, vol. 113, p. 184507, 2013.
- [4] J. T. Smith, S. Das, and J. Appenzeller, "Broken-gap tunnel MOSFET: A constant-slope sub-60-mv/decade transistor," *IEEE Electron Dev. Lett.*, vol. 32, pp. 1367–1369, 2011.
- [5] A. Sharma, A. Goud, and K. Roy, "GaSb-InAs n-TFET with doped source underlap exhibiting low subthreshold swing at sub-10-nm gate-lengths," *IEEE Electron Dev. Lett.*, vol. 35, pp. 1221–1223, 2014.
- [6] M. Luisier, A. Schenk, W. Fichtner, and G. Klimeck, "Atomistic simulation of nanowires in the $sp^3d^5s^*$ tight-binding formalism: From boundary conditions to strain calculations," *Phys. Rev. B*, vol. 74, p. 205323, 2006.
- [7] M. Luisier, A. Schenk, and W. Fichtner, "Quantum transport in two- and three-dimensional nanoscale transistors: Coupled mode effects in the nonequilibrium Green's function formalism," *J. Appl. Phys.*, vol. 100, p. 043713, 2006.
- [8] H. Carrillo-Núñez, A. Ziegler, M. Luisier, and A. Schenk, "Modeling direct band-to-band tunneling: From bulk to quantum-confined semiconductor devices," *J. Appl. Phys.*, vol. 117, p. 234501, 2015.
- [9] M. Yamanishi and I. Suemune, "Comment on polarization dependent momentum matrix elements in quantum well lasers," *Jpn. J. Appl. Phys.*, vol. 23, p. L35, 1984.