



Determination of Physical Parameters for HfO₂/SiO_x/TiN MOSFET Gate Stacks by Electrical Characterization and Reverse Modeling

S. Monaghan^a, P. K. Hurley^a, K. Cherkaoui^a, M. A. Negara^a, A. Schenk^{b,c}

^a Tyndall National Institute, University College Cork, Ireland.
 ^b Integrated Systems Laboratory, Zürich, Switzerland.
 ^c Synopsys LLC., Affolternstrasse 52, CH-8050 Zürich, Switzerland.

ULtimate Integration on Silicon (ULIS), 12th-14th March 2008, Udine, Italy.

Slide 1







Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich





Outline of Talk



Introduction

- Details of Experimental Samples
- Simulation Model for I-V Response
- MOS: Experimental and Simulated I-V
- MOS: Experimental and Simulated C-V
- MOSFET: Experimental and Simulated I-V
- Conclusions
- Acknowledgements

ULtimate Integration on Silicon (ULIS), 12th-14th March 2008, Udine, Italy.

Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

Integ. Sys. Lab & Synopsys LLC.



Introduction



TABLE I. Comparison of relevant properties for high- κ candidates.

			1		Hiah	-k oxide	es, suc	h as H	fO ₂ , ar	e now	
Material	Dielectric constant (κ)	Band gap E_G (eV)	ΔE_C (eV) to Si	Crystal structure(s)	incorporated into the gate stacks of silicon-based MOSFETs.						
$\begin{array}{c} SiO_2\\Si_3N_4\\Al_2O_3\\Y_2O_3\\La_2O_3\\Ta_2O_5\\TiO_2\\HfO_2\\ZrO_2\end{array}$	3.9 7 9 15 30 26 80 25 25	8.9 5.1 8.7 5.6 4.3 4.5 3.5 5.7 7.8	3.2 2 2.8a 2.3a 1-1.5 1.2 1.5a 1.4a	Amorphous Amorphous Amorphous Cubic Hexagonal, cubic Orthorhombic	 The high-<i>k</i> oxide is used in conjunction with a metal gate electrode. Deposition on silicon creates an interfacial SiO_x layer during processing. High leakage for thin SiO₂ < ~2nm, & EOT rule gives same capacitance for a physically thicker high-<i>k</i> oxide layer. 						
^a Calculate	ed by Robertso	n (See Ref. 1	.53).		Wu, Zhao	, White, S	Solid Stat	e Elec. 5	0 , 1164 (2	2006).	
^b Mono.=monoclinic. Wilk, Wallace, Anthony, <i>JAF</i>				AP 89 (10), 5243 (2001).	Material						
Leakage current dependent on:- tunnelling mechanism (ECB/HVB), tunnelling barrier height ($\Delta E_{(c/v)}, ø_b$), tunnelling effective mass {m _{eff} (m ₀)}.				Tunneling mechanism $\phi_{\rm b}$ (eV) $m_{\rm eff}$ (m0) α K	La ₂ O ₃ ECB 2.3 0.26 0.1 27	Al ₂ O ₃ ECB 2.8 0.35 0.6 10	HfO ₂ ECB 1.13 0.22 0.8 20	Si ₃ N ₄ HVB 1.9 0.41 1 7	SiON ECB 3.04 0.21 0.4 5.08	SiO ₂ ECB 3.10 0.4 0.6 3.9	

ULtimate Integration on Silicon (ULIS), 12th-14th March 2008, Udine, Italy.

Slide 3





Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich



Details of Experimental Samples

n-Si(100)/SiO_x/HfO₂/Ni MOS capacitors.

science foundation irela

Swiss Nat. Science Foundation (SNF) via NEQUATTRO

O Samples with FGA at 400°C for 30 min → low D_{it} .

• HR-TEM determination of SiO_x and HfO_2 thicknesses (accurate to ±2 Å).

• In this study: $HfO_2 \sim 35$ Å, $SiO_x \sim 6$ Å.

MOSFETs on Si(100) and ALD HfO_2/TiN gate stacks ($D_{it} \sim 4x10^{10} cm^{-2}$ from charge pumping).

O Gate dimensions are 10 μ m x 10 μ m.

• Parameter fit in this study for all devices in the table (right).

M. A. Negara et al., Microelectronic Eng. 84, 1874 (2007).

ULtimate Integration on Silicon (ULIS), 12th-14th March 2008, Udine, Italy.







Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich



Slide 4



Wafer	А	В	С	D	
t-HfO ₂ [Å]	16	20	24	30	
t-SiOx [Å]	10	10	10	10	
Cox eff [F/cm ²]	2.43x10 ⁻⁶	2.35x10 ⁻⁶	2.25x10 ⁻⁶	2.16x10 ⁻⁶	
Vfb [V]	-0.49	-0.51	-0.58	-0.6	
Еот [Å]	10.6	11.4	12.1	12.5	
Na [x 10 ¹⁷ /cm ³]	3	3	3	3	
µ _{peak} [cm ² /V.s]	225	212	195	178	



Integ. Sys. Lab & Synopsys LLC.



ID Schrödinger equations solved along straight lines connecting the channel to the gate contact. These are incorporated into a 2D drift-diffusion simulator.

Special purpose grid (SPG) generated for solutions of 1D Schrödinger-Poisson system.

SPG details: straight lines at semiconductor vertex connect to points on the gate contact. Angle and two length parameters include regions not directly within the gate stack.

The 1D Schrödinger equations are solved in the one-band effective mass approximation (EMA) using the scattering matrix approach (SMA).

The tunnelling probability (T_n) - from the SMA solution of the 1D Schrödinger equation can be calculated for the gate stack barrier <u>and</u> any possible substrate potential barrier.

Synopsys Inc., Sentaurus Device User Guide, Version Z-2007.03, Mountain View, California, 2007.

ULtimate Integration on Silicon (ULIS), 12th-14th March 2008, Udine, Italy.















Line coordinates of the SPG are denoted by *u*, with the origin at the metal contact.

 $A_0 = 4\pi m_0 k_B^2 q/h^3$ is the Richardson constant for free electrons, T denotes the temperature (drift-diffusion model, no carrier heating), $k_{\rm B}$ the Boltzmann constant, $E_{\rm c}(u)$ the positiondependent conduction band edge, $E_{F,n}(u)$ the quasi-Fermi energy. The parameter g_n can be used to change the effective DOS mass (m_0) in the Richardson constant.

For tunnelling across a (100)-oriented interface, a reasonable choice is $g_n = 2m_t/m_0$ for the valley pair perpendicular to the interface, and $g_n = 4(m_t m_l)^{1/2}/m_0$ for the two valley pairs parallel to the interface. Separate simulations of the current for these pairs were performed in order to account for the variability of the Si effective mass entering the tunnelling probability,

 T_n .

Synopsys Inc., Sentaurus Device User Guide, Version Z-2007.03, Mountain View, California, 2007.

ULtimate Integration on Silicon (ULIS), 12th-14th March 2008, Udine, Italy.









MOS: Exp. & Simulated I-V



Measured (circles) and simulated (lines)
 I-V responses for e-beam MOS devices.

Excellent fits for $V_s < -0.7 \text{ eV}$.

science found

Direct tunnelling is the dominant leakage mechanism.

The Ni gate area is 55 μm x 55 μm.

The best lower fit (solid line) has an electron effective mass and electron affinity for HfO₂ of $m_{HfO2} = 0.11m_0$ and $\chi_{HfO2} = 1.75$ eV.

The best upper fit (dashed line) has an electron effective mass and electron affinity for HfO₂ of $m_{HfO2} = 0.135m_0$ and $\chi_{HfO2} = 2.0 \text{ eV}$.



ULtimate Integration on Silicon (ULIS), 12th-14th March 2008, Udine, Italy.



Zürich

Eidgenössische Technische Hochschule Zürich



Integ. Sys. Lab & Synopsys LLC.

Swiss Federal Institute of Technology Zurich





Measured (circles) and simulated (line) CV for e-beam MOS devices, using the same parameters as those for the I-V results.

science foundation

Swiss Nat. Science

Foundation (SNF) via NEQUATTRO

> The simulated CV exhibits an excellent fit to the measured CV response, from the low frequency response in strong inversion ($V_s = 1$ V) through depletion and into strong accumulation ($V_s = -1.25 V$).

Quasi-static CV simulation method used: QV (charge-voltage) curves calculated from the 1D Schrödinger-Poisson system and differentiated over the voltage bias range.

Region of CV showing effects of acceptor-like interface traps (U-shaped region) is simulated with the inclusion of a Gaussian density of interface trap states method (2-3 x 10¹¹ cm⁻² near the mid gap energy).



ULtimate Integration on Silicon (ULIS), 12th-14th March 2008, Udine, Italy.





Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich



Slide 8

Series of simulations: (i) varying t_{HfO2}; (ii) varying t_{SiOx}; (iii) varying electron effective masses and affinities.

Swiss Nat. Science

science foundation irela

Foundation (SNF) via NEQUATTRO

> Simulation results are compared to measurements and best fits are determined over voltage range 0 V - 1.5 V.

> Experimental (circles) and simulated (solid) gate and drain currents for MOSFET devices A, B, C, and D (V_{ds} = 10 mV) are shown.

The best fit electron effective mass and electron affinity parameters for HfO₂ are m_{HfO2} = (0.11±0.03) m_0 , χ_{HfO2} = (2.0 ± 0.25) eV. The equivalent SiO_x parameters are m_{SiOx} $= 0.5m_0, \chi_{SiOx} = 1.4 \text{ eV}.$

Sign changes in I_d: 1st is at 10 mV drain bias before onset $r_{Ch} > r_{TB}$ in sub-V_{th} regime; 2nd is at V_{th} (when channel conductivity > tunnel barrier); 3^{rd} is when $r_{Ch} > r_{TB}$

ULtimate Integration on Silicon (ULIS), 12th-14th March 2008, Udine, Italy.







Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich



No partition correction is applied to the measured drain current, so that the leakage current density at the gate effects the measured (terminal) drain current.

MOSFET: Exp. & Simulated I-V

Swiss Nat. Science

science foundation irela

Foundation (SNF) via NEQUATTRO

> Best I-V fits requires that t_{SiOx} reduces (1 nm to 0.77 nm) as t_{HfO2} increases (1.6 nm to 3 nm), which is indicative of a stoichiometric change in the SiO_v layer as $t_{\rm HfO2}$ increases.

Device area is chosen to obtain comparable values of I_{α} and I_d over voltage range 0 V - 1.5 V.

Accurate simulation for V_q less than ~0.6 V not possible due to doping profile variations under gate corners and unknown gate overlap conditions.

The TiN gate work function is 4.6 eV, with a negligible change of ± 0.03 eV over all devices.









Slide 10





Experimental and simulated tunnelling currents for e-beam deposited, and atomic layer deposited (ALD), metal-gate/HfO₂/SiO_x/Si(100) structures.

We have extended on previous studies by:-

> Applying the self-consistent 1D-Schrödinger-Poisson solver to the entire gate stack, including the SiO_x region, <u>and</u> the adjacent Si-substrate.

Combining experimental and simulated tunnelling currents for MOS and MOSFET devices, <u>and</u> incorporating the correlated drain and gate currents.

The electron effective mass in HfO_2 (m_{HfO2}) is (0.11 ± 0.03)m₀.

The electron affinity in HfO₂ (χ_{HfO2}) is (2.0 ± 0.25) eV, corresponding to a conduction band offset between Si and HfO₂ of $\Delta E_c = (2.05 \pm 0.25)$ eV.

Gate metal selection, and HfO₂ deposition method, <u>do not</u> strongly alter the electron effective mass or the electron affinity in HfO₂.

ULtimate Integration on Silicon (ULIS), 12th-14th March 2008, Udine, Italy.

Slide 11





Integ. Sys. Lab & Synopsys LLC.





The Sixth European Framework programme through the PullNANO Project (IST-026828).

Science Foundation Ireland (SFI 05/IN/1751).

The Swiss National Science Foundation (project NEQUATTRO SNF 200020-117613/1).

Dr. Andreas Wettstein (Synopsys LLC., Switzerland) for valuable discussions with co-author Andreas Schenk.

Wilman Tsai (INTEL) and Prashant Majhi (INTEL/Sematech) for the provision of the TiN/HfO₂ MOSFETs used in this study.

