


Integration of III-V heterostructure tunnel FETs on Si using Template Assisted Selective Epitaxy (TASE)

*K. Moselund¹, D. Cutaia¹, M. Borg¹, H. Schmid¹, S. Sant², A. Schenk²
and H. Riel¹*





¹IBM Research – Zurich, Switzerland

²ETH Zurich, Integrated Systems Laboratory




Outline


- Motivation & background
 - Low power electronics
 - Tunnel FET functionality & SOA
- Template Assisted Selective Epitaxy
 - Vertical & Lateral approach
- Experimental
 - P & N-TFET fabrication
 - Electrical characterization
- Limitations of InAs/Si P-TFETs
 - Analysis of trap contributions
- Outlook & Summary




$$P_{tot} \approx \underbrace{C \cdot V_{dd}^2 \cdot f(V)}_{active} + \underbrace{I_{Leak} \cdot V_{dd}}_{leakage} \rightarrow \text{Reduce } I_{Leak}, \text{ Reduce } V_{dd}$$




Steep subthreshold slope
 → can decrease V_{th} to reduce V_{dd}




Phase transition




NEMS



Tunnel FET




Spin Torque Switch





Domain wall switching

Tunnel FET functionality

- Steep slope $\rightarrow V_{dd}$ scaling and low I_{off}
- Potential to achieve ultra-low power operation



Band-to-band-tunneling (BTBT) acts as bandpass filter cutting off the tails of the Fermi distribution \rightarrow **SS < 60 mV/dec possible**




$$I_{on} \sim T_{tunneling}^{WKB} = \exp\left(-\frac{4\lambda\sqrt{2m^*}E_G^{3/2}}{3qh(\Delta\Phi + E_G)}\right)$$

Increasing Ion


λ : Electrostatics \rightarrow GAA, EOT scaling, thin body, doping profiles

E_G , m^* : materials based \rightarrow Ge/InAs source on Si, III-V heterostructures

GAA




Abrupt doping





Low thermal budget

High-k




III-V heterostructures




State of The Art Tunnel FETs


- Many different implementations (geometry, materials etc.) reported so far
- Varying potential for: High I_{on} , low SS, integration potential, scalability.




InGaAs mesa,
Penn state (DRC2011)




GaSb/InAs vertical NW Lund
(EDL 2016)




InGaAs Air Bridge, Intel (IEDM 2011)




Planar Zn-diffused InGaAs,
Tokyo University (IEDM 2013)




InAs/GaSb mesa,
Notre Dame (IEDM 2012)



Vertical Si-Ge NW,
IMEC (IEDM 2013)




s-SiNW on SOI (inverters),
FZ Julich (IEDM 2013)




3D-2D TFET: MoS₂ & Ge,
UCSB (Nature 2015)

- Challenging for heterojunction TFETs, due to the need for different material combinations for n- and p-channel devices
- **VLSI 2015:** Demonstrated p- and n-type InGaAs/GaAsSb TFETs on the same InP substrate – use of metamorphic buffer
- Using TASE we are able to selective grow InAs and GaSb NWs co-planar to each other
- **VLSI 2016:** InAs/Si p-TFETs and InAs/GaSb n-TFETs are implemented on different wafers, using compatible process flows







📖 R. Pandey et al., VLSI Symp. (2015)





📖 D. Cutaia et al., VLSI Symp. (2016)

→ TASE technology for heterojunction TFETs
 → Development of heterojunction TFET technology: vertical → planar
 → Performance and limitations of fabricated TFETs


- Motivation & background
 - Low power electronics
 - Tunnel FET functionality & SOA
- **Template Assisted Selective Epitaxy**
 - Vertical & Lateral approach
- Experimental
 - P & N-TFET fabrication
 - Electrical characterization
- Limitations of InAs/Si P-TFETs
 - Analysis of trap contributions
- Outlook & Summary



Vertical Implementation of TASE





- Large arrays possible → dense integration.



- Less flexibility in parameters, L & L_i determined by stack.

Applications: TFETs, dense integration, photovoltaics




- Good control over junction placement.
- Device parameters (L , L_i , W , etc.) easily defined by design.
- Easier fabrication

Applications: MOSFETs, TFETs, arbitrary geometry devices, optoelectronics

Template Assisted Selective Epitaxy (TASE)




Growth on any crystalline orientation




✓ Enables VLSI integration

Stacked nanowires




✓ Scalable Technology

Abrupt junctions




Chemical Analysis: EELS, EDX



Courtesy of L. Gignac, IBM Yorktown.

✓ Requirement for Steep slope


Arbitrary geometries



InAs MOSFETs



Device:

10 parallel NWs, $L_G \sim 150$ nm,



Results:

- $I_{on} = 480 \mu\text{A}/\mu\text{m}$ ($V_{DS}=0.5\text{V}$)
- $g_m = 0.9 \text{ mS}/\mu\text{m}$ ($V_{DS}=0.5\text{V}$)
- Field-effect mobility $\sim 500 \text{ cm}^2/\text{Vs}$
- $SS = 250 \text{ mV}/\text{dec}$



TASE grown Hall-bar structures





Hall measurements (0.1T, RT)

- $n_s = IB/qV_H = 3.9 \times 10^{17} \text{ cm}^3$
- electron mobility = **5400 cm^2/Vs**

→ Material allows good device performance

H. Schmid et al. APL 2015,

- Motivation & background
 - Low power electronics
 - Tunnel FET functionality & SOA
- Template Assisted Selective Epitaxy
 - Vertical & Lateral approach
- **Experimental**
 - P & N-TFET fabrication
 - Electrical characterization
- Limitations of InAs/Si P-TFETs
 - Analysis of trap contributions
- Outlook & Summary



Developing our vertical InAs/Si TFET process




TEM: L. Gignac, J. Bruley, C. Breslin

SE-Process

Template-Process

Scaled Template




📖 K. Moselund, EDL 2012. 📖 H. Riel IEDM 2012. 📖 D. Cutaia, et al. J-EDS 2015, 📖 D. Cutaia, et al. ULIS 2015

- Transfer to lateral technology
- flexibility in device processing & complementary TFETs


Horizontal TFET fabrication

1) P⁺ diffusion doping(PTFET) 2) Etch Si device layer 3) Oxide template & Si etch




Horizontal TFET fabrication


- 1) P⁺ diffusion doping(PTFET) 2) Etch Si device layer 3) Oxide template & Si etch



- 4) PTFET: InAs Source growth ; 4) NTFET: n-InAs(D)/InAs(C) & p-GaSb (S)




- 5) Template stripped





Horizontal TFET fabrication


- 1) P⁺ diffusion doping(PTFET) 2) Etch Si device layer 3) Oxide template & Si etch




- 4) PTFET: InAs Source growth 4) NTFET: n-InAs(D)/InAs(C) & p-GaSb (S)



- 5) Template stripped




- 6) Gate stack patterning





Horizontal TFET fabrication





1) P⁺ diffusion doping(PTFET) 2) Etch Si device layer 3) Oxide template & Si etch





4) PTFET: InAs Source growth 4) NTFET: n-InAs(D)/InAs(C) & p-GaSb (S)



5) Template stripped




6) Gate stack patterning





7) S & D contacts

Horizontal InAs/Si p-TFETs



D. Cutaia et al.,
VLSI Symp 2016







Observations:

- Ion boosted x50 by EOT scaling (vertical TFETs)
- Size: 100 nm cross-section \rightarrow 30nm.
- Horizontal: SS_{ave} much improved 150 mV/dec \rightarrow ~70mV/dec

Transfer Characteristics – 300K





- P-TFET: $I_{\text{ON}} = 4\mu\text{A}/\mu\text{m}$ at $V_{\text{GS}} = V_{\text{DS}} = -0.5\text{V}$,
SS ~ 70-80 mV/dec., $I_{\text{ON}}/I_{\text{OFF}} \sim 10^6$
- N-TFET: $I_{\text{ON}} = 40\mu\text{A}/\mu\text{m}$ at $V_{\text{GS,ov}} = 3\text{V}$, $V_{\text{DS}} = 0.5\text{V}$,
SS ~ 1 V/dec., $I_{\text{ON}}/I_{\text{OFF}} \sim 400$



- Small T-dependence for I_D in the ON state
- Strong SS T-dependence
 - **P-TFET**: SS_{ave} reduced to 55mV/dec. at 150K
 - **N-TFET**: SS_{ave} reduced to 400mV/dec. at 150K




SS and g_m/I_D – p-TFET



Subthreshold Slope vs. I_D : Traps at InAs/Si heterojunction and InAs/High-k interface \rightarrow Switching region limited by TAT

g_m/I_D vs. V_{GS} : Transconductance efficiency peak at 300K $\rightarrow 34 \text{ V}^{-1}$

Peak shifts to higher I_D when reducing $T \rightarrow$ SS improvement







P-TFET: No NDR expected for V_{GS} levels used in measurements (-0.5V) due to gate overlap of source.

N-TFET: NDR observed on pn and pin diodes with gate metal removed, but not on TFETs

S. Sant, submitted TED 2016


D. Cutaia et al., VLSI Symp 2016

- Motivation & background
 - Low power electronics
 - Tunnel FET functionality & SOA
- Template Assisted Selective Epitaxy
 - Vertical & Lateral approach
- Experimental
 - P & N-TFET fabrication
 - Electrical characterization
- **Limitations of InAs/Si P-TFETs**
 - Analysis of trap contributions
- Outlook & Summary




Effect of generation centers (“traps”)

- Trap-assisted tunneling (TAT) can be seen as multi-phonon-assisted **trap-band tunneling** or as field-enhanced **multi-phonon generation**.
- Contribution from 3 kinds of traps: bulk, hetero interface, gate oxide interface





A. Schenk et al. ULIS 2015, S. Sant et al. , DRC 2016




- Only traps at InAs/Si hetero interface can give desired match with the experimental data

S. Sant et. al. submitted to IEEE TED




- **Low gate bias:** thermionic emission is the bottleneck \Rightarrow SS close to thermionic SS.
- **Medium gate bias:** thermionic barrier is lowered \Rightarrow TAT becomes bottleneck.
- **High gate bias:** BTBT is dominating mechanism



One active trap level
per dislocation
→ $D_{it} = 1.5 \times 10^{13} \text{cm}^{-2}$

*TEM image - Tomioka et. al. Nano Lett. 2013.




- Large lattice mismatch > 11% between Si and InAs.
- Predictive simulations show highest tolerable dit level ~ $5 \times 10^{11} \text{cm}^{-2}$.
- Extreme scaling required, or.....
- Use of lattice-matched material system → InGaAs/GaAsSb.
- Similar requirements on oxide D_{it} levels.



- Different designs \rightarrow different merits
- SS_{ave} scaling below 60 mV/dec in significant I_{on} range still missing


Summary

- Introduced tunnel FETs and low-power electronics
- Demonstrated TASE growth for TFETs and device fabrication.
- Demonstrated scaled complementary TFETs
 - InAs/Si P-TFET & InAs/GaSb N-TFET
- Traps at the oxide and hetero interface are currently limiting performance.



Outlook

- Optimization of N-TFET (GaSb doping, gate stack)
- Reduction of defects → essential for all TFETs
- Applications of TASE to new fields: photonics, sensors, ...



Thank you for your attention

Acknowledgement:

MIND group at IBM Research Zurich

TEM images: L. Gignac, J. Bruley, C. Breslin,
SIMS: Marinus Hopstaken
IBM Research Yorktown

Support from colleagues and staff at Binnig- Rohrer Nanotechnol. Center

Funding: European FP7 Projects

