GALS System Design Side Channel Attack Secure Cryptographic Accelerators

Frank K. Gürkaynak

Integrated Systems Laboratory ETH Zurich

22 November 2005 Ph.D. Thesis Presentation

Outline



2 Globally-Asynchronous Locally-Synchronous (GALS) Design

- 3 Cryptography
- 4 GALS implementation of the AES Algorithm
- 5 Results and Conclusions

What is wrong with the way we design chips now?

Modern System-on-Chip circuits ...

- Contain millions of transistors
- Require clock rates exceeding 100s of MHz
- Include 100s of subblocks
- Use 10s of different clock domains

What is wrong with the way we design chips now?

Modern System-on-Chip circuits ...

- Contain millions of transistors, trend increasing
- Require clock rates exceeding 100s of MHz, trend increasing
- Include 100s of subblocks, trend increasing
- Use 10s of different clock domains, trend increasing

What is wrong with the way we design chips now?

Modern System-on-Chip circuits ...

- Contain millions of transistors, trend increasing
- Require clock rates exceeding 100s of MHz, trend increasing
- Include 100s of subblocks, trend increasing
- Use 10s of different clock domains, trend increasing

... are not easy to design

- The clock signal must be distributed to an increasing number of elements with increased precision
- Many independently designed components must be combined to a large system.
- All subsystems must be able to reliably exchange data

Globally-Asynchronous Locally-Synchronous Design

GALS is a methodology to enable the design of complex digital systems on chip.

- System is divided into smaller GALS modules
- Each module works synchronously
- Interconnected modules communicate asynchronously

Globally-Asynchronous Locally-Synchronous Design

GALS is a methodology to enable the design of complex digital systems on chip.

- System is divided into smaller GALS modules
- Each module works synchronously
- Interconnected modules communicate asynchronously
- Was first developed by D. Chapiro in 1984
- First chip implementation by J. Muttersbach in 1999

Globally-Asynchronous Locally-Synchronous Design

GALS is a methodology to enable the design of complex digital systems on chip.

- System is divided into smaller GALS modules
- Each module works synchronously
- Interconnected modules communicate asynchronously
- Was first developed by D. Chapiro in 1984
- First chip implementation by J. Muttersbach in 1999

GALS implementations differ in:

- synchronization method between blocks
- specific asynchronous communication protocol used

Basic GALS Structure



Synchronous system

Two large functional blocks of a synchronous system

Basic GALS Structure



Local clock generators

GALS modules are formed by adding a local clock generator for each functional block

Basic GALS Structure



GALS system

Port controllers are added to regulate data transfers between GALS modules

Overview Structure GALS@IIS Advantages

GALS Works

- J. Muttersbach
 First implementation
- T. Villiger
- S. Oetiker
- F. K. Gürkaynak



Overview Structure GALS@IIS Advantages

GALS Works

- J. Muttersbach
- T. Villiger Multi-point interconnect
- S. Oetiker
- F. K. Gürkaynak



GALS Works

- J. Muttersbach
- T. Villiger
- S. Oetiker
 Local clock
 generators
- F. K. Gürkaynak



Overview Structure GALS@IIS Advantages

GALS Works

- J. Muttersbach
- T. Villiger
- S. Oetiker
- F. K. Gürkaynak
 Design and test flow



Why GALS ?

Advantages

- No global clock distribution problems
- Modular design flow
- Potential for low-power design
- Offers new possibilities for designers

Cryptography 101



Private key ciphers

- Alice encrypts plain-text information by using a cipher-key.
- Bob can decrypt the resulting cipher-text only if he has access to the same cipher-key.

Cryptography 102



Security

- Oscar wishes to obtain the plain-text
- Oscar knows everything about the cryptographic algorithm
- Oscar can observe/modify the cipher-text
- but..

Cryptography 102



Security

- Oscar wishes to obtain the plain-text
- Oscar knows everything about the cryptographic algorithm
- Oscar can observe/modify the cipher-text
- but.. Oscar does not know the cipher-key





AES Standard

- by NIST 2001
- 128 bit data
- 128 bit key
- 10/12/14 rounds

Components

- ShiftRows
- AddRoundKey



AES Standard

- by NIST 2001
- 128 bit data
- 128 bit key
- 10/12/14 rounds

Components

- ShiftRows
- AddRoundKey
- SubBytes



AES Standard

- by NIST 2001
- 128 bit data
- 128 bit key
- 10/12/14 rounds

Components

- ShiftRows
- AddRoundKey
- SubBytes
- MixColumns



Side-Channels

Once an otherwise secure algorithm is implemented in either Hardware or Software it gains physical properties that can be observed:

- Time required to finish the operation
- Power consumption
- Electromagnetic Radiation
- Heat dissipation
- Sound

These properties are called **Side Channels**

Side-Channel Attacks

In 1996, P. Kocher showed that it is possible to obtain additional information on the cipher-key by observing these side-channels.

- 1 Select a *subkey* and a *target operation*
- 2 Use a simple model to predict the power consumption for S input vectors

S input vectors	
	Simple Power Model of Cryptographic Hardware
S vectors	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
Statistical Evaluation of Model and Measurement	

- Select a *subkey* and a *target operation*
- Use a simple model to predict the power consumption for S input vectors
- **3** predict the power consumption for **all K subkey permutations**

	Simple Power Model of Cryptographic Hardware
S vectors	$\begin{array}{c} \textbf{K} \text{ subkeys} \\ \textbf{H}_{0,0} & \textbf{H}_{1,0} & \cdots & \textbf{H}_{e,0} \\ \textbf{H}_{0,1} & \textbf{H}_{1,1} & \cdots & \textbf{H}_{e,1} \\ \textbf{H}_{0,2} & \textbf{H}_{1,2} & \cdots & \textbf{H}_{e,2} \\ \vdots & \vdots & \vdots \\ \textbf{H}_{0,s} & \textbf{H}_{1,s} & \cdots & \textbf{H}_{e,s} \end{array}$

- Select a *subkey* and a *target operation*
- 2 Use a simple model to *predict* the power consumption for S input vectors
- **3** predict the power consumption for all K subkey permutations
- 4 Measure the power consumption using the same S input vectors



- Select a *subkey* and a *target operation*
- 2 Use a simple model to *predict* the power consumption for S input vectors
- 3 predict the power consumption for all K subkey permutations
- Measure the power consumption using the same S input vectors
- Determine if one of the power hypotheses shows a distinctively higher correlation to the measurement.



Block Diagram

The GALS implementation is called **Acacia**.

 Operations are divided between a 128-bit
 Goliath and a 32-bit
 David unit



Block Diagram

The GALS implementation is called **Acacia**.

- Operations are divided between a 128-bit
 Goliath and a 32-bit
 David unit
- David and Goliath are separate GALS modules



Block Diagram

The GALS implementation is called **Acacia**.

- Operations are divided between a 128-bit
 Goliath and a 32-bit
 David unit
- David and Goliath are separate GALS modules
- There is a second David unit running in parallel.
- One round of AES requires 1 Goliath and 4 David operations.



E So1 So2 So3 So4 C So5 So6 So7 So8 C So5 So6 So7 So8 C So7 So6 So7 So6 So7 So6 So7 So6 So7 So6 So7 So6 So7 So7

Normal Operation

The attacker will normally target a single operation, and will measure the power consumption of this particular clock cycle.



Inserting dummy operations

Inserting random dummy cycles will confuse the attacker, since the targeted operation will not always be executed at a specific clock cycle. Unfortunately, this also increases the run-time.



Change ordering of operations

Independent operations can be re-ordered arbitrarily. Contrary to inserting dummy cycles, this does not increase the run-time.

Undo 0 506 0 506 0 506 0 506 0 506 0 506 0

Parallelization

Executing operations in parallel creates more activity at the same time, this appears as noise for the attacker.



Parallelization

Executing operations in parallel creates more activity at the same time, this appears as noise for the attacker.
Implemented Countermeasures

Dummy Oper.	Dummy Oper.	AddKey / ShiftR	Dummy Oper.										
Dummy	Dummy	Dummy	Dummy	Dummy	Dummy	Dummy	Dummy	MixC 2	Dummy	Dummy	Dummy	Dummy	MixC 1
D	D	D	S06	S08	D	D	D	D	D	S02	S03	D	D
D	D	D	D	S07	S05	D	D	D	S04	D	S01	D	D
Dummy	Dummy	Dummy	Dummy	Dummy	Dummy	MixC 4	Dummy	Dummy	Dummy	MixC 3	Dummy	Dummy	Dummy
D	D	D	S16	S14	S13	D	S12	S09	D	D	D	D	D
D	D	D	D	S15	D	D	S10	D	S11	D	D	D	D

Parallelization

Executing operations in parallel creates more activity at the same time, this appears as noise for the attacker.

Implemented Countermeasures



Introducing GALS modules

GALS modules have their own local clock generator, their clocks are independent and can not be controlled by the attacker

GALS System Design

kgf, Integrated Systems Laboratory (IIS)

▲ →
18 / 48

Implemented Countermeasures



Variable clock periods

Each GALS module can randomly change its own clock period. This adds even more uncertainity

GALS System Design

▲ → → 19 / 48

Chip Conclusions Final

Chip Photo

Acacia

- UMC 0.25 µm CMOS
- Total area 1.75 mm²
 - David 0.221 mm²
 - Goliath 0.687 mm²
 - Sync. 0.584 mm²
- Rate 177.7 Mb/s
- Energy 1.232 mJ/Mb



Conclusions

Conclusions

- A novel GALS based crypto ASIC implementing the AES algorithm was presented.
- In addition to traditional DPA countermeasures, the chip also includes GALS modules that use randomly varying clocks which make known attacks extremely difficult
- The GALS design methodology was refined. The presented design was designed using mainly standard EDA tools.
- A combination of functional and scan-chain based testing allows a stuck-at-coverage of more than 99.8%.

Conclusions

Conclusions

- A novel GALS based crypto ASIC implementing the AES algorithm was presented.
- In addition to traditional DPA countermeasures, the chip also includes GALS modules that use randomly varying clocks which make known attacks extremely difficult
- The GALS design methodology was refined. The presented design was designed using mainly standard EDA tools.
- A combination of functional and scan-chain based testing allows a stuck-at-coverage of more than 99.8%.

Is this really secure?

We don't know yet. The security has to be evaluated by cryptanalysts.

GALS System Design

QUESTIONS ?

Acknowledgements for GALS

Stephan Oetiker, Thomas Villiger, Hubert Kaeslin, Norbert Felber

Acknowledgements for Crypto-chips

Stefan Achleitner, Gérard Basler, Andres Erni, Dominique Gasser, Peter Haldi, Franco Hug, Adrian Lutz, Norbert Pramstaller, Stefan Reichmuth, Pieter Rommens, Jürg Treichler, Stefan Zwicky

and

Andreas Burg, Matthias Braendli, Stefan Eberli, Simon Haene Stefan Mangard, Elisabeth Oswald, S. Berna Örs













Local Clock Generator



Timing Clock Mutex Flow

Mutual exclusion element





Design flow for GALS (as used in Shir-Khan)



< @ >

AES implementations at IIS

Riddler	Fastcore	Ares	Baby / Pampers
2 x 128 bit parallel	128 bit	128 / 32 bit	16 bit
2.16 Gb/s (pipelined)	2.12 Gb/s	1.15 Gb/s (128 bit)	0.285 / 0.230 Gbit/s
37.8 mm² (0.6 μ m)	3.56 mm² (0.25 μ m)	1.2 mm² (0.25 μm)	0.35 / 0.58 mm² (0.25 μ n
En/Decryption (ECB)	En/Decryption (all)	Encryption (ECB/OFB)	Encryption (ECB/OFB)
Parallel Datapath	Independent Enc/Dec	Includes masking	Plain / Countermeasure

SubBytes determines AES performance

Datapath width	8-bit	16-bit	32-bit	64-bit	128-bit
Parallel SubBytes units	1	2	4	8	16
Complexity (gate eq)	5,052	6,281	7,155	11,628	20,410
Area (normalized)	1	1.266	1.472	2.432	4.269
Clock cycles for AES-128	160	80	40	20	10
Critical path (normalized)	1.349	1.341	1.206	1.133	1
Total time (normalized)	21.580	10.729	4.825	2.227	1

Countermeasures against DPA attacks

Protect your weak spots

- DPA measures power consumption
 Add Noise (unrelated switching activity) to confuse the measurements
- DPA targets a specific operation Change the operation order by inserting Random Operations
- Power consumption of CMOS is data dependent Use Alternative Logic Styles
- There are direct operations between input and output Prevent direct operations by Masking the key with random data

DPA attacks work



GALS System Design

DPA attack setup



Area overhead of GALS

	Da	avid	Goliath		
Area µm²	183,007	92.98%	551,194	96.66%	
Area µm²-LSFRs	26,928	13.68%	73,512	12.89%	
Area µm²-ClockGen	7,579	3.85%	7,626	1.34%	
Area µm²-Ports	6,225	3.16%	11,412	2.00%	
Area µm²-GALS	196,811	100.00%	570,233	100.00%	
Area µm²-TOTAL	963,855				

Latency overhead of GALS

	Synch	ironous	GALS+DPA		
	David Goliath		David	Goliath	
Critical path (ns)	5.43	5.84	3.98	5.27	
Latency (cycles)	3	1	4	2	
Clock freq. (MHz)	170.96		250.8	189.6	
Enc(clock cycles)	7		8	2	
Enc time (ns)	40).88	42.38		

Block diagram of David



Block diagram of Goliath



Goliath to Synchronous Interface





Goliath to David





David to Goliath





Scan-test configuration



Stuck-at-fault test coverage

Stuck-at-fault testing

- There are a total of 154.604 stuck-at faults in the entire circuit
- Only 182 of these faults are within the asynchronous finite state machines
- A straighforward test vector generation using TetraMax fails to detect 3.089 faults
- Using a simple encryption/decryption operation 2.796 of these faults were detected by simulation.
- The total test coverage obtained by combining these two methods exceeds 99.8%.

Distribution of the first SubBytes operation



Simulation result



Operation modes of Acacia

Operation	I/O Clock	Encr.	Throughput	Energy
Mode	[MHz]	[ns]	[Mb/s]	[mJ/Mb]
Acacia - 00	50	720.0	177.7	1.232
Acacia - 01	50	880.0	145.4	1.362
Acacia - 10	50	2,440.0	57.1	2.704
Acacia - 11	50	920.0	139.1	1.198
Synchronous	150	779.2	164.2	0.976

Clock period versus delay-line settings



GALS System Design

44 / 48

Clock frequency versus delay-line settings



GALS System Design

Power consumption vs maximum GALS module frequency



GALS System Design
Power consumption of different operation modes



GALS System Design

kgf, Integrated Systems Laboratory (IIS)

F. Kağan Gürkaynak in KG

